Scalable Hardware Verification With Symbolic Simulation by Bertacco
Kalaignar Centenary Library, Madurai · reference copy, to be read in the library
Where to find it: Sixth floor, call number 621.395 BER.
Book details
- Author
- Bertacco
- Publisher
- Springer
- Year
- 2006
- ISBN
- 9780387244112
Copies in the library (1)
| Floor | Call number | Barcode | Status |
|---|---|---|---|
| Sixth floor | 621.395 BER | 268479 | Reference only (read in the library) |
Next to this on the shelf
- High Level Synthesis of Pipelined Datapaths 621.395 ARA
- Vlsi Circuits and Embedded Systems 621.395 BAB
- Analog Signal Processing Analysis And Synthesis (Pb 2011) 621.395 BAR
- A Designer`S Guide To Asynchronous Vlsi 621.395 BEE
- Scalable Hardware Verification With Symbolic Simulation (this book)
- A Verilog® Hdl Primer : 3Rd Ed. 621.395 BHA
- A Verilog Hdl Primer 3Ed 621.395 BHA
- Fundamentals Of Digital Logic With Verilog Design 621.395 BRO
- Fpga Programming For Beginners - With New Cover 621.395 BRU